



# **RS07 Precision Operational Amplifiers**

### 1 FEATURES

Low Vos: 100μV (Max) over -40°C to 125°C

• High Open Loop Gain: 140dB

High PSRR: 120dB

Low Bias Current: 10pA

High Gain-Bandwidth Product: 2.5MHz

Low Quiescent Current: 1.45mA

• High Capacitive Load: 10nF

• Low Noise:  $9nV/\sqrt{Hz}$  at 10kHz

• No External Components Required

• Replace Chopper Amplifiers at a Lower Cost

Wide Supply-Voltage Range: 4.5V to 36V

Operating Temperature Range:

-40°C to 125°C

Micro SIZE PACKAGES: SOP8

# **2 APPLICATIONS**

- Wireless Base Station Control Circuits
- Optical Network Control Circuits
- Instrumentation
- Sensors and Controls
- Precision Filters

#### 3 DESCRIPTIONS

These devices offer low offset and long-term stability by means of a low-noise, chopper-less amplifier circuit. External components are not required for offset nulling and frequency compensation. The true differential input, with a wide input-voltage range and outstanding common-mode rejection, provides maximum flexibility and performance in high-noise environments and in noninverting applications. Low bias currents and extremely high input impedances are maintained over the entire temperature range.

This device available in Green SOP8 packages. It operates over an ambient temperature range of -40°C to 125°C.

#### Device Information (1)

PART NUMBER	PACKAGE	BODY SIZE (NOM)
RS07	SOP8	4.90mm×3.90mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.



# **Table of Contents**

1 FEATURES	1
2 APPLICATIONS	1
3 DESCRIPTIONS	1
4 REVISION HISTORY	3
5 PACKAGE/ORDERING INFORMATION (1)	4
6 PIN CONFIGURATIONS	5
7 SPECIFICATIONS	6
7.1 Absolute Maximum Ratings	6
7.2 ESD Ratings	6
7.3 Recommended Operating Conditions	6
7.4 Electrical Characteristics	
7.5 TYPICAL CHARACTERISTICS	9
8 LAYOUT	12
8.1 Layout Guidelines	
8.2 Layout Example	13
9 PACKAGE OUTLINE DIMENSIONS	14
10 TAPE AND REFL INFORMATION	15



# **4 REVISION HISTORY**

Note: Page numbers for previous revisions may different from page numbers in the current version.

VERSION	Change Date	Change Item
A.0	2024/05/08	Preliminary version completed
A.1	2024/09/27	Initial version completed




# **5 PACKAGE/ORDERING INFORMATION (1)**

PRODUCT	ORDERING NUMBER	TEMPERATURE RANGE			MSL (3)	PACKAGE OPTION
RS07	RS07XK	-40°C ~125°C	SOP8	RS07	MSL1	Tape and Reel,4000

- (1) This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the right-hand navigation.
- (2) There may be additional marking, which relates to the lot trace code information (data code and vendor code), the logo or the environmental category on the device.
- (3) RUNIC classify the MSL level with using the common preconditioning setting in our assembly factory conforming to the JEDEC industrial standard J-STD-20F, Please align with RUNIC if your end application is quite critical to the preconditioning setting or if you have special requirement.



# **6 PIN CONFIGURATIONS**



# **PIN DESCRIPTION**

<u> </u>					
1	PIN		DESCRIPTION		
NAME	SOP8	I/O <sup>(1)</sup>	DESCRIPTION		
NIC	1	-	No internal connect		
IN-	2	I	Inverting input		
IN+	3	I	Noninverting input		
V <sub>CC</sub> -	4	-	Negative supply		
NIC	5	-	No internal connect		
OUT	6	0	Output		
V <sub>CC+</sub>	7	-	Positive supply		
NIC	8	-	No internal connect		

<sup>(1)</sup> I=input, O=output



# **7 SPECIFICATIONS**

# 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

			MIN	MAX	UNIT
	Supply, V <sub>S</sub> =(V+) - (V-)			40	
Valtage	Signal input pin (2)		(V-) - 0.2	(V+) + 0.2	V
Voltage	Signal output pin (3)		(V-) - 0.2	(V+) + 0.2	]
	Differential input voltage		(V-) - (V+)	(V+) - (V-)	
	Signal input pin <sup>(2)</sup>		-10	10	mA
Current	Signal output pin (3)		-50	50	mA
	Output short-circuits (4)		С	ontinuous	
Αιθ	Package thermal impedance (5)	SOP8		110	°C/W
Temperature	Operating range, T <sub>A</sub>		-40	125	°C

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) Input terminals are diode-clamped to the power-supply rails. Input signals that can swing more than 0.2V beyond the supply rails should be current-limited to 10mA or less.
- (3) Output terminals are diode-clamped to the power-supply rails. Output signals that can swing more than 0.2V beyond the supply rails should be current-limited to ±50mA or less.
- (4) Short-circuit to ground, one amplifier per package.
- (5) The package thermal impedance is calculated in accordance with JESD-51.

### 7.2 ESD Ratings

The following ESD information is provided for handling of ESD-sensitive devices in an ESD protected area only.

		VALUE	UNIT
V Floatroatatio discharge	Human-Body Model (HBM), ANSI/ESDA/JEDEC JS001-2023	±2000	V
V <sub>(ESD)</sub> Electrostatic discharge	Charged-Device Model (CDM), ANSI/ESDA/JEDEC JS-002-2022	±1500	V



#### **ESD SENSITIVITY CAUTION**

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Supply voltage V = (V1) (V)	Single-supply	4.5	36	\/
Supply voltage, $V_S$ = (V+) - (V-)	Dual-supply	±2.25	±18	V



# 7.4 Electrical Characteristics

At  $T_A$  = 25°C,  $V_S$ = 36V,  $R_L$  = 10k $\Omega$ , Full  $^{(9)}$  = -40°C to 125°C, unless otherwise noted  $^{(1)}$ 

	PARAMETER	CONDITIONS	TA	MIN <sup>(2)</sup>	TYP <sup>(3)</sup>	MAX <sup>(2)</sup>	UNIT
POWER	RSUPPLY						
Vs	Operating Voltage Range		Full	4.5		36	V
		\/ F\/	25°C		1.2	1.4	mA
	O	$V_S = 5V$	Full			1.5	
lο	Quiescent Current per Amplifier	V 2/V	25°C		1.45	1.6	
		V <sub>S</sub> = 36V	Full			1.9	
DCDD	D C	\/ F\/+- 2/\/	25°C	100	120		J.
PSRR	Power-Supply Rejection Ratio	V <sub>S</sub> = 5V to 36V	Full	95			dB
INPUT							
		$V_S = 5V, V_{CM} = 2.5V$	25°C	-85	±20	85	
Vos	Input Offset Voltage	VS - 5V, VCM - 2.5V	Full	-100		100	μV
V U 3	input Offset Voltage	V <sub>S</sub> =36V, V <sub>CM</sub> = 18V	25°C	-85	±20	85	μν
		VS -30V, VCM - 10V	Full	-100		100	
Vos Tc	Input Offset Voltage Drift		Full		±0.3		μV/°C
IB	Input Bias Current	$V_S = 36V, V_{CM} = 18V$	25°C		10		pА
los	Input Offset Current	$V_S = 36V, V_{CM} = 18V$	25°C		5		pА
Aol	Open-loop Voltage Gain	$R_{LOAD} = 10k\Omega$ ,	25°C	115	140		dB
AOL	Open-100p Voltage Gain	V <sub>OUT</sub> = 0.4V to 35.6V	Full	110			uБ
$V_{CM}$	Common-Mode Voltage Range		Full	(V-)		(V+)-2	V
CMRR	Common-Mode Rejection Ratio	V <sub>CM</sub> =0 to 34V	25°C	100	120		dB
CIVILLIC	Common Wode Rejection Ratio	VCM-0 to 04V	Full	95			ub.
OUTPU	T						
Vон	Output Swing from Positive Rail	$R_{LOAD} = 10k\Omega$ to $V_s/2$	25°C		56	180	
VOH	Output Swing from Fositive Kaii	NEOAD - 10K22 to V3/2	Full			200	mV
$V_{OL}$	Output Swing from Negative Rail	$R_{LOAD} = 10k\Omega$ to $V_S/2$	25°C		75	180	
VOL	Catput Swing from Negative Kaii	NEOAD TORSZ to V 3/ Z	Full			200	
		Source	25°C	20	40		- mA
Isc	Short-Circuit Current (6) (7)	Jource	Full	8			
130	Shore Greate Garrent	Sink	25°C	10	22		
			Full	6			
	cifications		1	T	T .	ı	T .
SR	Slew Rate (8)	G=1, 20V Step	25°C		1.5		V/µs
GBW	Gain-Bandwidth Product		25°C		2.5		MHz
ts	Settling Time, 0.1%	G=1, 10V Step	25°C		8		μs
tor	Overload Recovery Time		25°C		300		ns
PM	Phase Margin	$R_L=10k\Omega$ , $C_L=1nF$	25°C		64		0
GM	Gain Margin	$R_L=10k\Omega$ , $C_L=1nF$	25°C		15		dB
CLOAD	Capacitive Load Drive	A <sub>V</sub> =1, no oscillations	25°C		10		nF
NOISE	T	1	I	T	I	I	I
En	Input Voltage Noise	V <sub>S</sub> = 5V, f = 0.1Hz to 10Hz	25°C		4		μVрр
en	Input Voltage Noise Density (4)	f = 1kHz	25°C		12		nV/√Hz
		f = 10kHz			9		, , 112




- (1) All unused digital inputs of the device must be held at  $V_{10}$  or GND to ensure proper device operation.
- (2) Limits are 100% production tested at 25°C. Limits over the operating temperature range are ensured through correlations using statistical quality control (SQC) method.
- (3) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration.
- (4) This parameter is ensured by design and/or characterization and is not tested in production.
- (5) Positive current corresponds to current flowing into the device.
- (6) The maximum power dissipation is a function of  $T_{J(MAX)}$ ,  $R_{\theta JA}$ , and  $T_A$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(MAX)} T_A) / R_{\theta JA}$ . All numbers apply for packages soldered directly onto a PCB.
- (7) Short circuit test is a momentary test.
- (8) Number specified is the slower of positive and negative slew rates.
- (9) Specified by characterization only.



### 7.5 TYPICAL CHARACTERISTICS

NOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.



0.12 0.1 (Section 2) 0.08 (Decomposed 2) 0.04 (

Figure 1. Input Offset Voltage vs Temperature

0.2 #2 0.15 Input Offset Voltage (mV) #3 #4 0.1 0.05 0 -0.05 -0.1 -0.15 -0.2 12 16 20 24 0 4 8 32 Common-Mode Voltage (V)

Figure 2. Input Offset Voltage vs Temperature




Figure 3. Input Offset Voltage vs Common-Mode Voltage




Figure 4. Common-Mode Rejection Ratio vs Temperature




Figure 5. Power-Supply Rejection Ratio vs
Temperature

Figure 6. Open-Loop Gain vs Temperature



# TYPICAL CHARACTERISTICS

NOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.




Figure 7. Supply Voltage vs Quiescent Current




Figure 8. Quiescent Current vs Temperature




Figure 9. Quiescent Current vs Temperature




Figure 10. Sink Current vs Temperature




Figure 11. Source Current vs Temperature





Figure 12. Output Swing from Rail vs
Temperature



# TYPICAL CHARACTERISTICS


NOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.



 $V_{\text{IN}}$   $\stackrel{\text{NP}}{\text{NOUT}}$   $\stackrel{\text{NP}}{\text{NP}}$   $\stackrel{\text{NP}}{\text{NOUT}}$   $\stackrel{\text{NP}}{\text{NP}}$   $\stackrel{\text{NP}}{\text$ 

Figure 13. Output Swing from Rail vs Temperature

Figure 14. Large-Signal Step Response







Figure 15. Small-Signal Step Response

Figure 16. Small-Signal Step Response






Figure 17. Small-Signal Step Response

Figure 18. Open-Loop Gain and Phase vs Frequency



# **TYPICAL CHARACTERISTICS**

NOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.




Figure 19. Negative Overload Recovery

Figure 20. Positive Overload Recovery




Figure 21. 0.1Hz to 10Hz Input Voltage Noise



### **8 LAYOUT**

### 8.1 Layout Guidelines

For best operational performance of the device, use good PCB layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole, as well as the operational amplifier. Bypass capacitors are used to reduce the coupled noise by providing low-impedance power sources local to the analog circuitry.
  - Connect low-ESR, 0.1μF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for single supply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective methods of noise suppression. On multilayer PCBs, one or more layers are usually devoted to ground planes.
   A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically separate digital and analog grounds, paying attention to the flow of the ground current.
- To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If it is not possible to keep them separate, it is much better to cross the sensitive trace perpendicularly, as opposed to in parallel, with the noisy trace.
- Place the external components as close to the device as possible. Keeping RF and RG close to the inverting input minimizes parasitic capacitance.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.

### 8.2 Layout Example




Figure 22. Operational Amplifier Schematic for Noninverting Configuration






Figure 23. Operational Amplifier Board Layout for Noninverting Configuration





# 9 PACKAGE OUTLINE DIMENSIONS **SOP8** (3)





RECOMMENDED LAND PATTERN (Unit: mm)






Completel	Dimensions I	n Millimeters	Dimensions In Inches			
Symbol	Min	Max	Min	Max		
A <sup>(1)</sup>	1.350	1.750	0.053	0.069		
A1	0.100	0.250	0.004	0.010		
A2	1.350	1.550	0.053	0.061		
b	0.330	0.510	0.013	0.020		
С	0.170	0.250	0.007	0.010		
D <sup>(1)</sup>	4.800	5.000	0.189	0.197		
е	1.270(	BSC) (2)	0.050(	BSC) <sup>(2)</sup>		
E	5.800	6.200	0.228	0.244		
E1 <sup>(1)</sup>	3.800	4.000	0.150	0.157		
L	0.400	1.270	0.016	0.050		
θ	0°	8°	0°	8°		

- 1. Plastic or metal protrusions of 0.15mm maximum per side are not included.
- BSC (Basic Spacing between Centers), "Basic" spacing is nominal.
   This drawing is subject to change without notice.



# 10 TAPE AND REEL INFORMATION REEL DIMENSIONS

# **TAPE DIMENSION**



NOTE: The picture is only for reference. Please make the object as the standard.

# **KEY PARAMETER LIST OF TAPE AND REEL**

Package Type	Reel Diameter	Reel Width(mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
SOP8	13"	12.4	6.40	5.40	2.10	4.0	8.0	2.0	12.0	Q1

- 1. All dimensions are nominal.
- 2. Plastic or metal protrusions of 0.15mm maximum per side are not included.



# IMPORTANT NOTICE AND DISCLAIMER

Jiangsu RUNIC Technology Co., Ltd. will accurately and reliably provide technical and reliability data (including data sheets), design resources (including reference designs), application or other design advice, WEB tools, safety information and other resources, without warranty of any defect, and will not make any express or implied warranty, including but not limited to the warranty of merchantability Implied warranty that it is suitable for a specific purpose or does not infringe the intellectual property rights of any third party.

These resources are intended for skilled developers designing with RUNIC products You will be solely responsible for: (1) Selecting the appropriate products for your application; (2) Designing, validating and testing your application; (3) Ensuring your application meets applicable standards and any other safety, security or other requirements; (4) RUNIC and the RUNIC logo are registered trademarks of RUNIC INCORPORATED. All trademarks are the property of their respective owners; (5) For change details, review the revision history included in any revised document. The resources are subject to change without notice. Our company will not be liable for the use of this product and the infringement of patents or third-party intellectual property rights due to its use.