



# Supply Voltage Supervisor with Watchdog and Manual Reset

#### 1 FEATURES

- RS806-Q1 AEC-Q100 Qualification is Ongoing
- Operating Voltage Range: 1.2V to 5.5V
- Low Power Consumption:50µA (Max)
- Precision Supply-Voltage Monitor: 2.63V, 2.93V, 3.08V, 4.00V, 4.65V
- Guaranteed RESET Valid at Vcc=1.2V
- 200ms Reset Pulse Width
- Voltage Monitor for Power-Fail or Low-Battery Warning
- Operating Temperature Range:
  -40°C to +125°C
- Available in Green Package: SOT23-5

#### 2 APPLICATIONS

- Computers
- SOC S DSP or Micro controllers
- Embedded Systems
- Industrial Equipment
- Intelligent Instruments
- Critical µP Power Monitoring
- Wireless Communications Systems

#### **3 DESCRIPTIONS**

The RS806-Q1 microprocessor ( $\mu P$ ) supervisory circuits reduce the complexity and number of components required to monitor power-supply and battery function in  $\mu P$  systems. This device significantly improves system reliability and accuracy compared to separate ICs or discrete components.

The RS806-Q1 provide three functions:

- 1) A reset output during power-up, power-down, and brownout conditions. The reset output remains operational with  $V_{\text{CC}}$  as low as 1.2V.
- 2) RESET output that goes low if the watchdog input has not been toggled within 1.6 seconds (typ).
- 3) An active-low manual-reset input.


The RS806-Q1 is available in Green SOT23-5 package. It operates over an ambient temperature range of -40°C to +125°C.

#### **Device Information** (1)

PART NUMBER	PACKAGE	BODY SIZE (NOM)
RS806-Q1	SOT23-5	2.92mm x 1.60mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

# **4 TYPICAL APPLICATION**





# **Table of Contents**

1 FEATURES	
2 APPLICATIONS	1
3 DESCRIPTIONS	1
4 TYPICAL APPLICATION	1
5 REVISION HISTORY	3
6 PACKAGE/ORDERING INFORMATION (1)	4
7 PIN CONFIGURATIONS	5
8 SPECIFICATIONS	6
8.1 Absolute Maximum Ratings	6
8.2 ESD Ratings	6
8.3 ELECTRICAL CHARACTERISTICS	
8.4 TYPICAL OPERATING CHARACTERISTICS	
9 FUNCTION BLOCK DIAGRAM	
10 DETAILED DESCRIPTION	
10.1 Reset Output	11
10.2 Watchdog Timer	11
10.3 Manual Reset	
11 APPLICATIONS INFORMATION	12
11.1 Ensuring a Valid RESET Output Down to V <sub>CC</sub> =0V	12
11.2 Interfacing to μPs with Bidirectional Reset Pins	12
12 PACKAGE OUTLINE DIMENSIONS	13
13 TAPE AND REEL INFORMATION	14



# **5 REVISION HISTORY**

Note: Page numbers for previous revisions may different from page numbers in the current version.

Ī	Version	Change Date	Change Item
	A.0	2024/04/30	Preliminary version completed



# **6 PACKAGE/ORDERING INFORMATION (1)**


PRODUCT	ORDERING NUMBER	TEMPERATURE RANGE	PACKAGE LEAD	Lead finish/Ball material <sup>(2)</sup>	MSL Peak Temp <sup>(3)</sup>	PACKAGE MARKING (4/5)	PACKAGE OPTION
	RS806- 2.63XF5-Q1	-40°C ~+125°C	SOT23-5	Plating Sn	MSL1-260°- Unlimited	806B	Tape and Reel,3000
	RS806- 2.93XF5-Q1	-40°C ~+125°C	SOT23-5	Plating Sn	MSL1-260°- Unlimited	806C	Tape and Reel,3000
RS806-Q1	RS806- 3.08XF5-Q1	-40°C ~+125°C	SOT23-5	Plating Sn	MSL1-260°- Unlimited	806D	Tape and Reel,3000
	RS806- 4.00XF5-Q1	-40°C ~+125°C	SOT23-5	Plating Sn	MSL1-260°- Unlimited	806E	Tape and Reel,3000
	RS806- 4.65XF5-Q1	-40°C ~+125°C	SOT23-5	Plating Sn	MSL1-260°- Unlimited	806G	Tape and Reel,3000

#### NOTE:

- (1) This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the right-hand navigation.
- (2) Lead finish/Ball material. Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (3) MSL Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the lot trace code information (data code and vendor code), the logo or the environmental category on the device.
- (5) B, C, D, E, G represents different Reset Thresholds.



# **7 PIN CONFIGURATIONS**



## **PIN DESCRIPTION**

PIN	NAME	FUNCTION
SOT23-5	INAME	Totterion
1	RESET	Active-Low Reset Output pulses low for 200ms when triggered, and stays low whenever $V_{\rm CC}$ is below the reset threshold. It remains low for 200ms after $V_{\rm CC}$ rises above the reset threshold or $\overline{\rm MR}$ goes from low to high.
2	GND	Ground, reference for all signals.
3	MR	Manual-Reset Input triggers a reset pulse when pulled below $0.1*V_{\rm CC}$ . This active-low input has an internal pull-up resistance. It can shorted to ground with a switch.
4	WDI	Watchdog Input. If WDI remains high or low 1.6sec, the internal watchdog timer runs out and reset goes low. Floating WDI or connecting WDI to a high-impedance three-state buffer disables the watchdog feature. The internal watchdog timer clears whenever reset is asserted, WDI is three-stated, or WDI sees a rising or falling edge.
5	Vcc	Power Supply Voltage that is monitored.



## **8 SPECIFICATIONS**

## 8.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)(2)

			MIN	MAX	UNIT
Vcc	Supply voltage range		-0.5	6.0	V
Vı	Input voltage range (2)		-0.5	6.0	V
Vo	Voltage range applied to any output in the high-imp state (2)	edance or power-off	-0.5	6.0	٧
Vo	Voltage range applied to any output in the high or lo	w state (2)(3)	-0.5	Vcc+0.5	V
lıĸ	Input clamp current	V <sub>I</sub> <0		-20	mA
Іок	Output clamp current	Vo<0		-20	mA
lo	Continuous output current	ntinuous output current		±20	mA
	Continuous current through V <sub>CC</sub> or GND			±20	mA
θја	Package thermal impedance <sup>(4)</sup>	SOT23-5		230	°C/W
τJ	Junction temperature (5)		-65	150	°C
$T_{stg}$	Storage temperature		-65	150	°C
TA	Operating temperature		-40	125	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- (2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
- (3) The value of  $V_{CC}$  is provided in the Recommended Operating Conditions table.
- (4) The package thermal impedance is calculated in accordance with JESD-51.
- (5) The maximum power dissipation is a function of  $T_{J(MAX)}$ ,  $R_{\theta JA}$ , and  $T_A$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(MAX)} T_A) / R_{\theta JA}$ . All numbers apply for packages soldered directly onto a PCB.

## 8.2 ESD Ratings

The following ESD information is provided for handling of ESD-sensitive devices in an ESD protected area only.

		VALUE	UNIT
	Human-Body Model (HBM), per AEC Q100-002 (1)	TBD	V
V <sub>(ESD)</sub> Electrostatic discharge	Charged-Device Model (CDM), per AEC Q100-011	TBD	V
	Latch-Up (LU), per AEC Q100-004	TBD	mA

<sup>(1)</sup> AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.



## **ESD SENSITIVITY CAUTION**

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.



## **8.3 ELECTRICAL CHARACTERISTICS**

 $(V_{CC} = 2.74V \text{ to } 5.5V \text{ for RS806-} 2.63-Q1; V_{CC} = 3.05V \text{ to } 5.5V \text{ for RS806-} 2.93-Q1; V_{CC} = 3.21V \text{ to } 5.5V \text{ for RS806-} 3.08-Q1; V_{CC} = 4.17V \text{ to } 5.5V \text{ for RS806-} 4.00-Q1; V_{CC} = 4.84V \text{ to } 5.5V \text{ for RS806-} 4.65-Q1; T_A = -40°C \text{ to } +125°C, \text{ unless otherwise noted, typical at } 25°C.)}$ 

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
Operating Voltage Range	Vcc		1.2		5.5	V	
Supply Current	ISUPPLY			20	50	μΑ	
		RS806-2.63-Q1	2.50	2.63	2.74		
		RS806-2.93-Q1	2.80	2.93	3.05		
Reset Threshold	$V_{RT}$	RS806-3.08-Q1	2.94	3.08	3.21	V	
		RS806-4.00-Q1	3.82	4.00	4.17		
		RS806-4.65-Q1	4.44	4.65	4.84		
		RS806-2.63-Q1		12			
		RS806-2.93-Q1		14			
Reset Threshold Hysteresis		RS806-3.08-Q1		15	_	mV	
		RS806-4.00-Q1		20			
		RS806-4.65-Q1		23			
Reset Pulse Width	t <sub>RS</sub>		100	200	460	ms	
Reset Threshold Temperature Coefficient (1)		4		30		ppm/°C	
V <sub>CC</sub> to RESET delay	$t_{RD}$	V <sub>CC</sub> =3.3V, RS806-2.93- Q1		33		μs	
Watchdog Timeout Period	two		1.0	1.6	3.7	s	
WDI Pulse Width	twp	$V_{IL}$ =0.4 $V$ , $V_{IH}$ = $V_{CC}$	50			ns	
RESET Output voltage	High	Isource = 500uA	0.7xV <sub>CC</sub>			V	
KESET Output voitage	Low	I <sub>SINK</sub> = 1.2mA			0.4	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	
	High	V <sub>CC</sub> =5.0V	4.0				
WDI Input Threshold	Low	Vcc=5.0V			0.8	V	
VVDI IIIput Tiiresiioid	High	$V_{RST(MAX)} < V_{CC} < 3.6V$	0.85xV <sub>CC</sub>			\ \ \	
	Low	$V_{RST(MAX)} < V_{CC} < 3.6V$			0.1xVcc		
WDI Input Current		WDI = V <sub>CC</sub>		0.1	20		
WDI Input Current		WDI = 0V	-20	-0.1		μΑ	
MR Pull-Up Resistor			20	52	130	kΩ	
MR Pulse Width	tmr		150			ns	
/ / <u>/</u>	High	V <sub>CC</sub> =5.0V	4.0				
MR Input Threshold	Low	V <sub>CC</sub> =5.0V			0.5	V	
MK input Threshold	High	V <sub>RST(MAX)</sub> < V <sub>CC</sub> < 3.6V	0.8xVcc				
	Low	$V_{RST(MAX)} < V_{CC} < 3.6V$			0.1xV <sub>CC</sub>		
MR to Reset Out Delay	t <sub>MD</sub>			23	200	ns	

<sup>(1)</sup> This parameter is ensured by design and/or characterization and is not tested in production.



## **8.4 TYPICAL OPERATING CHARACTERISTICS**

NOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.




Figure 1. Reset Pulse Width vs Temperature




Figure 3. Input Voltage vs Input Current




Figure 5. Transient Duration vs Reset Threshold Overdrive




Figure 2. Supply Voltage vs Supply Current




Figure 4. Input Voltage vs Input Current





Figure 6. Reset Delay vs Temperature



## TYPICAL OPERATING CHARACTERISTICS

NOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.







Figure 7. RESET Output Voltage vs Sink Current

Figure 8. RESET Output Voltage vs Source Current







Figure 9. Normalized Reset Threshold vs Temperature

Figure 10. RESET Output Voltage vs Supply Voltage







Figure 11. RESET Timing

Figure 12. RESET Response Time



# **9 FUNCTION BLOCK DIAGRAM**





## 10 DETAILED DESCRIPTION

#### **10.1 Reset Output**

A microprocessor's ( $\mu$ P's) reset input starts the  $\mu$ P in a known state. Whenever the  $\mu$ P is in an unknown state, it should be held in reset. The RS806-Q1 assert reset during power-up and prevent code execution errors during power-down or brownout conditions.

On power-up, once  $V_{CC}$  reaches 1.2V,  $\overline{RESET}$  is a guaranteed logic low of 0.4V or less. As  $V_{CC}$  rises,  $\overline{RESET}$  stays low. When  $V_{CC}$  rises above the reset threshold, an internal timer release  $\overline{RESET}$  after about 200ms.  $\overline{RESET}$  pulses low whenever  $V_{CC}$  dips below the reset threshold. If brownout occurs in the middle of a previously initiated reset pulse, the pulse continues for at least another 100ms. On power-down, once  $V_{CC}$  falls below the reset threshold,  $\overline{RESET}$  stays low and is guaranteed to be 0.4V or less until  $V_{CC}$  drops below 1.2V.

### 10.2 Watchdog Timer

The RS806-Q1 watchdog circuit monitors the  $\mu$ P's activity. If the  $\mu$ P does not toggle the watchdog input (WDI) within 1.6 sec (Minimum is 1.0 sec) and WDI is not three stated, RESET goes low. As long as RESET is asserted or the WDI input is three stated, the watchdog timer stays cleared and will not count. As soon as reset is released and WDI is driven high or low, the timer starts counting. Pulses as short as 50ns can be detected.

Typically,  $\overline{RESET}$  is not connected to the non-maskable interrupt input (NMI) of a  $\mu P$ . When  $V_{CC}$  drops below the reset threshold,  $\overline{RESET}$  goes low whether or not the watchdog timer has timed out yet. Normally this would trigger an NMI interrupt, but  $\overline{RESET}$  goes low simultaneously, and thus overrides the NMI interrupt.

If WDI is left unconnected,  $\overline{RESET}$  can be used as a low-line output. Since floating WDI disable the internal timer,  $\overline{RESET}$  goes low only when Vcc falls below the reset threshold, thus functioning as a low-line output.

#### **10.3 Manual Reset**

The manual-reset input ( $\overline{MR}$ ) allows reset to be triggered by a push-button switch. It can be driven by an external logic line.  $\overline{MR}$  can be used to force a watchdog timeout to generate a reset pulse in the RS806-Q1. Simply connect  $\overline{RESET}$  to  $\overline{MR}$ .



## 11 APPLICATIONS INFORMATION

## 11.1 Ensuring a Valid RESET Output Down to V<sub>CC</sub>=0V

When  $V_{CC}$  falls down below 1.2V, the RS806-Q1  $\overline{RESET}$  output no longer sinks current, it becomes an open circuit. High-impedance CMOS logic inputs can drift to undetermined voltages if left un-driven. If a pull-down resistor is added to the  $\overline{RESET}$  pin, as shown in Figure 13, any stray charge or leakage currents will be drained to ground, holding  $\overline{RESET}$  low. Resistor value (R1) is not critical. It should be about  $100K\Omega$ , large enough not to load  $\overline{RESET}$  and small enough to pull  $\overline{RESET}$  to ground.




Figure 13. RESET Valid to Ground Circuit

#### 11.2 Interfacing to µPs with Bidirectional Reset Pins

 $\mu$ Ps with bidirectional reset pins, can contend with the RS806-Q1  $\overline{RESET}$  output. If, for example, the  $\overline{RESET}$  output is driven high and the  $\mu$ P wants to pull it low, indeterminate logic levels may result. To correct this, connect a 4.7KΩ resistor between the  $\overline{RESET}$  output and the  $\mu$ P reset I/O, as in Figure 14. Buffer the  $\overline{RESET}$  output to other system components.






Figure 14. Buffered RESET to other system components





# 12 PACKAGE OUTLINE DIMENSIONS SOT23-5 (3)





# **RECOMMENDED LAND PATTERN (Unit: mm)**





Completel	Dimensions I	n Millimeters	Dimension	s In Inches
Symbol	Min	Max	Min	Max
A (1)		1.250		0.049
A1	0.000	0.150	0.000	0.006
A2	1.000	1.200	0.039	0.047
b	0.360	0.500	0.014	0.020
С	0.100	0.200	0.004	0.008
D <sup>(1)</sup>	2.826	3.026	0.111	0.119
E (1)	1.526	1.726	0.060	0.068
E1	2.600	3.000	0.102	0.118
е	0.950(	BSC) (2)	0.037(	BSC) (2)
e1	1.800	2.000	0.071	0.079
L	0.350 0.600		0.014	0.024
θ	0°	8°	0°	8°

#### NOTE:


- $1.\ Plastic\ or\ metal\ protrusions\ of\ 0.15mm\ maximum\ per\ side\ are\ not\ included.$   $2.\ BSC\ (Basic\ Spacing\ between\ Centers),\ "Basic"\ spacing\ is\ nominal.$
- 3. This drawing is subject to change without notice.



## 13 TAPE AND REEL INFORMATION

## **REEL DIMENSIONS**

## **TAPE DIMENSION**



NOTE: The picture is only for reference. Please make the object as the standard.

## **KEY PARAMETER LIST OF TAPE AND REEL**

Package Type	Reel Diameter	Reel Width (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
SOT23-5	7"	9.5	3.20	3.20	1.40	4.0	4.0	2.0	8.0	Q3

#### NOTE:

- 1. All dimensions are nominal.
- 2. Plastic or metal protrusions of 0.15mm maximum per side are not included.

www.run-ic.com



## **IMPORTANT NOTICE AND DISCLAIMER**

Jiangsu RUNIC Technology Co., Ltd. will accurately and reliably provide technical and reliability data (including data sheets), design resources (including reference designs), application or other design advice, WEB tools, safety information and other resources, without warranty of any defect, and will not make any express or implied warranty, including but not limited to the warranty of merchantability Implied warranty that it is suitable for a specific purpose or does not infringe the intellectual property rights of any third party.

These resources are intended for skilled developers designing with RUNIC products You will be solely responsible for: (1) Selecting the appropriate products for your application; (2) Designing, validating and testing your application; (3) Ensuring your application meets applicable standards and any other safety, security or other requirements; (4) RUNIC and the RUNIC logo are registered trademarks of RUNIC INCORPORATED. All trademarks are the property of their respective owners; (5) For change details, review the revision history included in any revised document. The resources are subject to change without notice. Our company will not be liable for the use of this product and the infringement of patents or third-party intellectual property rights due to its use.